網頁

2011年1月9日 星期日

Cache Bus

Cache Size is 64KB, Block size is 32B and the cache is Two-Way Set Associative. For a 32-bit physical address, give the division between Block Offset, Index and Tag.
Number of Blocks:
64k/32 = 2048
Index:
2 way set associative — 2000/2 = 1000 lines-> 10 bits for index
Block Offset:
32B block -> 5 bits for block offset
Tag:
32-10-5= 17 bits for tag

沒有留言:

張貼留言